



(19) Europäisches Patentamt

European Patent Office

Office européen des brevets



(11) EP 0 962 975 A2

(12)

EUROPEAN PATENT APPLICATION

(43) Date of publication:

08.12.1999 Bulletin 1999/49

(51) Int. Cl.⁶: H01L 23/42, H01L 23/495,
H01L 21/56, H01L 21/60

(21) Application number: 99110093.4

(22) Date of filing: 22.05.1999

(84) Designated Contracting States:

AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU
MC NL PT SE

Designated Extension States:

AL LT LV MK RO SI

(30) Priority: 02.06.1998 US 89310

(71) Applicant:

SILICONIX INCORPORATED
Santa Clara, California 95056 (US)

(72) Inventors:

- Kasem, Y. Mohammed
Santa Clara, CA 95054 (US)
- Tsui, Anthony C.
Saratoga, CA 95070 (US)
- Luo, Lixiong
San Jose, CA 95129 (US)
- Ho, Yush-Se
Sunnyvale, CA 94086 (US)

(74) Representative: Kolb, Georg

Daimler-Benz AG,
Postfach 35 35
74025 Heilbronn (DE)

(54) IC chip package with directly connected leads

(57) An improved semiconductor device is disclosed. In one embodiment, the semiconductor device includes a semiconductor chip with contact areas on the top or bottom surface. A first lead assembly, formed from a semi-rigid sheet of conductive material, has a lead assembly contact attached to one of the contact areas of the semiconductor chip. The first lead assembly also has at least one lead connected to and extending from the lead assembly contact. A second lead assembly, also formed from a semi-rigid sheet of conductive material, has a lead assembly contact attached to another one of the contact areas of the semiconductor chip. The second lead assembly also has at least one lead connected to and extending from the lead assembly contact. An encapsulant encloses the semiconductor chip, the lead assembly contact of the first lead assembly and the lead assembly contact of the second lead assembly. The semiconductor device has low electrical and thermal resistance contributions from the package due to the direct connection of the lead assemblies to the chip. The semiconductor device may be formed as either a leaded package or a leadless chip carrier package.




FIG. 1A




FIG. 1B



FIG. 2A




FIG. 2B




FIG. 2C




FIG. 2D




FIG. 3A




FIG. 3B




FIG. 4A




FIG. 4B




FIG. 5A




FIG. 5B




FIG. 5C




FIG. 5D




FIG. 6A




FIG. 6B




FIG. 7A




FIG. 7B




FIG. 7C




FIG. 8A




FIG. 8B